

## REMARKS

Upon entry of this amendment: claims 1, 4-5, 10, 13-14, 16, 18, and 20 will be amended; and claims 6 and 17 will be canceled. Thus, claims 1-5, 7-16, and 18-21 will be pending. The claims have been amended solely to expedite prosecution of the present application, and no new matter has been added. Applicants reserve the right to pursue the subject matter of the original claims in this, and other, applications.

### **Claims 1-5, 7-16, and 18-21**

Previously pending claim 4 was rejected under 35 USC 103 as being unpatentable over US Patent No. 6,084,779 ("Fang") in view of US Patent No. 4,362,399 ("Borrill").

As amended, claim 1 recites a signaling layer with a plurality of floating microstrip line traces. Each microstrip line is electrically connected to a voltage plane at a first end and is not connected to any other microstrip line at a second end opposite the first end (elements similar to those previously present in claim 4).

Moreover, claim 1 has been amended to recite that each line is "floating" in that the second end is "not directly connected to the ... voltage plane at the second end" (*e.g.*, as illustrated in FIG. 3 of the present application). Independent claims 14, 18, and 20 recite similar limitations.

None of the prior art references disclose such a feature. In particular, Fang discloses that patches formed on a signaling layer can be connected to a ground plane. As illustrated by the exploded view of the bottom mounting layer 22 in FIG 6 of Fang, each trace 58 is connected to a voltage plane (ground or power) at both ends.

Similarly, the traces disclosed in Borrill are attached to a ground plane at both ends to "form[] one or more closed, electrically conductive loops." Col. 1, lines 55-57. Applicants note that FIG 4 of Borrill illustrates a "small fragment of [a] repetitive pattern"(col. 3, lines 59-60) and that a review of the entire pattern as shown in FIGS. 1 and 3 indicates that no traces are "not directly connected to the ... voltage plane at the second end" as recited in these claims.

Because none of the references disclose such a feature, Applicants respectfully request reconsideration of the rejection in view of the amended claims.


**Claim 10**

Claim 10 as amended now recites that the microstrip lines are "positioned substantially around the perimeter of [a printed circuit] board." Applicants respectfully suggest that none of the prior art references disclose or suggest such a feature. This is an additional reason why claim 10 is allowable.

**CONCLUSION**

Accordingly, Applicants respectfully request allowance of the pending claims. If any issues remain, or if the Examiner has any further suggestions for expediting allowance of the present application, the Examiner is kindly invited to contact the undersigned via telephone at (203) 972-0191.

Respectfully submitted,



February 11, 2005  
Date

Patrick J. Buckley  
Registration No. 40,928  
Buckley, Maschoff & Talwalkar LLC  
Attorneys for INTEL Corporation  
Five Elm Street  
New Canaan, CT 06840  
(203) 972-0191